日韩精品极品视频在线观看免费,天天夜碰日日摸日日澡性色AV,精品国产福利在线观看网址,亚洲第一区欧美国产综合

基于fpga的串口控制器設(shè)計(jì)-中英文翻譯.rar

RAR格式版權(quán)申訴手機(jī)打開(kāi)展開(kāi)

基于fpga的串口控制器設(shè)計(jì)-中英文翻譯,introductionthe use of hardware description language (hdl) is becoming a more dominant factor, when designing and verifying fpga designs. the use of behavior le...
編號(hào):15-275890大小:1.06M
分類(lèi): 論文>外文翻譯

該文檔為壓縮文件,包含的文件列表如下:

內(nèi)容介紹

原文檔由會(huì)員 叼著吸管的豬 發(fā)布

Introduction
The use of hardware description language (HDL) is becoming a more dominant factor, when designing and verifying FPGA designs. The use of behavior level description not only increases the design productivity, but also provides unique advantages in the design verification. The most dominant HDL stoday are called Verilog and VHDL. This application note will illustrate the use of Verilog in design and verification of a digital UART (Universal Asynchronous Receiver & Transmitter).



簡(jiǎn)介
使用硬件描述語(yǔ)言 (HDL) 設(shè)計(jì)和開(kāi)發(fā)驗(yàn)證FPGA的成為當(dāng)前的主流因素。使用行為級(jí)描述不只增加了產(chǎn)品的設(shè)計(jì)效率,也在設(shè)計(jì)中有獨(dú)特的驗(yàn)證方式。目前最流行的HDL語(yǔ)言為Verilog 和 VHDL。 這篇文章將會(huì)舉例說(shuō)明用 Verilog語(yǔ)言 的設(shè)計(jì)和驗(yàn)證數(shù)字異步串行收發(fā)器UART。